[J-Uart]
- use LSB first for UART - Uart_wb: added generic for default baudrate and fifo depth git-svn-id: http://moon:8086/svn/vhdl/trunk@1358 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
@@ -7,6 +7,10 @@ USE WORK.uart_types.all;
|
||||
|
||||
------------------------------------------------------------------------------------
|
||||
ENTITY uart IS
|
||||
Generic
|
||||
(
|
||||
fifo_depth_bits : integer := 4
|
||||
);
|
||||
Port
|
||||
(
|
||||
clk : in STD_LOGIC;
|
||||
@@ -55,6 +59,10 @@ begin
|
||||
end process;
|
||||
|
||||
inst_uart_tx : entity work.uart_tx
|
||||
GENERIC MAP
|
||||
(
|
||||
fifo_depth_bits => fifo_depth_bits
|
||||
)
|
||||
PORT MAP
|
||||
(
|
||||
rst => rst,
|
||||
@@ -70,6 +78,10 @@ inst_uart_tx : entity work.uart_tx
|
||||
);
|
||||
|
||||
inst_uart_rx : entity work.uart_rx
|
||||
GENERIC MAP
|
||||
(
|
||||
fifo_depth_bits => fifo_depth_bits
|
||||
)
|
||||
PORT MAP
|
||||
(
|
||||
rst => rst,
|
||||
|
||||
Reference in New Issue
Block a user