jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- added data read counter

Browse Source 
Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/trunk@825 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2010-03-25 21:11:37 +00:00
parent f602a4baa7
commit 7c6a19b078
1 changed files with 20 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/emac/src/tb_emac_top_jb.vhd
+20 -1
View File
@@ -68,6 +68,10 @@ ARCHITECTURE behavior OF tb_emac_top_jb IS
signal loop_back_en : std_logic := '0'; signal loop_back_en : std_logic := '0';
signal dat_o_cnt_en : std_logic := '0';
signal dat_o_cnt_rst : std_logic := '1';
signal dat_o_cnt : natural;
type emac_action_t is (emac_idle, emac_alloc, emac_wait_alloc, emac_write, emac_wait_data, emac_read, emac_free); type emac_action_t is (emac_idle, emac_alloc, emac_wait_alloc, emac_write, emac_wait_data, emac_read, emac_free);
signal emac_action : emac_action_t; signal emac_action : emac_action_t;
@@ -135,6 +139,17 @@ DAT_O_register:
end if; end if;
end process; end process;
DAT_O_count_register:
process(CLK)
begin
if rising_edge(CLK) then
if dat_o_cnt_rst = '1' then
dat_o_cnt <= 0;
elsif ACK_O = '1' and dat_o_cnt_en = '1' then
dat_o_cnt <= dat_o_cnt + 1;
end if;
end if;
end process;
mii_rx <= mii_tx when loop_back_en = '1' else (others => 'Z'); mii_rx <= mii_tx when loop_back_en = '1' else (others => 'Z');
mii_rx_dv <= mii_tx_en when loop_back_en = '1' else '0'; mii_rx_dv <= mii_tx_en when loop_back_en = '1' else '0';
@@ -254,6 +269,7 @@ STIMULUS: process
end loop; end loop;
read_size: read_size:
dat_o_cnt_rst <= '1';
CYC_I <= '1'; CYC_I <= '1';
wait until rising_edge(CLK) and SRDY_O = '1'; wait until rising_edge(CLK) and SRDY_O = '1';
WE_I <= '0'; WE_I <= '0';
@@ -278,6 +294,8 @@ STIMULUS: process
num_words := size/4 + 1; num_words := size/4 + 1;
end if; end if;
dat_o_cnt_rst <= '0';
dat_o_cnt_en <= '1';
CYC_I <= '1'; CYC_I <= '1';
wait until rising_edge(CLK) and SRDY_O = '1'; wait until rising_edge(CLK) and SRDY_O = '1';
data := X"00"; data := X"00";
@@ -288,7 +306,8 @@ STIMULUS: process
wait until rising_edge(CLK) and SRDY_O = '1'; wait until rising_edge(CLK) and SRDY_O = '1';
end loop; end loop;
STB_I <= '0'; STB_I <= '0';
wait until rising_edge(CLK) and SRDY_O = '1'; wait until rising_edge(CLK) and dat_o_cnt = num_words;
dat_o_cnt_en <= '0';
emac_action <= emac_idle; emac_action <= emac_idle;
end procedure emac_read; end procedure emac_read;