jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- refactored

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1551 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2021-03-28 14:18:09 +00:00
parent b9f08b774d
commit 6fd2570659
4 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/SDRAM/ddr_sdr_v1_5/ghdl/tb_ctrl_ddr_wb32.make
+1 -1
View File
@@ -29,7 +29,7 @@ ENTITY := tb_ctrl_ddr_wb32
WITH_VCD := y WITH_VCD := y
RUN_TIME := 200us RUN_TIME := 200us
GHDL_OPTS := -P$(ROOT_PATH)/Common/sim/build/unisim/unisim -fsynopsys -fexplicit GHDL_OPTS := -P$(VHDL_HOME)/Common/sim/build/unisim/unisim -fsynopsys -fexplicit
include $(VHDL_HOME)/make/ghdl.mk include $(VHDL_HOME)/make/ghdl.mk
lib/SDRAM/ddr_sdr_v1_5/ghdl/tb_ctrl_ddr_wb64.make
+1 -1
View File
@@ -28,7 +28,7 @@ ENTITY := tb_ctrl_ddr_wb64
WITH_VCD := y WITH_VCD := y
RUN_TIME := 200us RUN_TIME := 200us
GHDL_OPTS := -P$(ROOT_PATH)/Common/sim/build/unisim/unisim -fsynopsys -fexplicit GHDL_OPTS := -P$(VHDL_HOME)/Common/sim/build/unisim/unisim -fsynopsys -fexplicit
include $(VHDL_HOME)/make/ghdl.mk include $(VHDL_HOME)/make/ghdl.mk
lib/ps2_port/ghdl/tb_ps2_core.make
+1 -1
View File
@@ -1,6 +1,6 @@
include $(VHDL_HOME)/make/defs.mk include $(VHDL_HOME)/make/defs.mk
MOD_PATH := $(ROOT_PATH)/lib/ps2_port MOD_PATH := $(VHDL_HOME)/lib/ps2_port
SRCS += $(MOD_PATH)/src/ps2_core.vhd SRCS += $(MOD_PATH)/src/ps2_core.vhd
SRCS += $(MOD_PATH)/src/tb_ps2_core.vhd SRCS += $(MOD_PATH)/src/tb_ps2_core.vhd
make/defs.mk
+1 -1
View File
@@ -1,2 +1,2 @@
LIB_PATH := $(ROOT_PATH)/lib LIB_PATH := $(VHDL_HOME)/lib