jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- removed delay at color output. Fixes image problems.

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@123 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2008-10-25 20:11:03 +00:00
parent 84255df928
commit 6b38a0acba
1 changed files with 3 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/VGA_ctrl/src/vga_backend.vhd
+3 -6
View File
@@ -152,17 +152,15 @@ inst_vga_timing: entity work.vga_timing
end process; end process;
proc_vga_color_out: proc_vga_color_out:
process (rst, vga_clk) process (vga_clk)
variable do_scan : std_logic; variable do_scan : std_logic;
variable color : color_t; variable color : color_t;
begin begin
if rst = '1' then if rising_edge(vga_clk) then
do_scan := '0';
elsif rising_edge(vga_clk) then
vga_red <= X"00"; vga_red <= X"00";
vga_green <= X"00"; vga_green <= X"00";
vga_blue <= X"00"; vga_blue <= X"00";
if do_scan = '1' then if is_scan = '1' then
for i in 0 to VGA_NUM_CH-1 loop for i in 0 to VGA_NUM_CH-1 loop
color := color_in(i); color := color_in(i);
if color_en(i) = '1' then if color_en(i) = '1' then
@@ -172,7 +170,6 @@ inst_vga_timing: entity work.vga_timing
end if; end if;
end loop; end loop;
end if; end if;
do_scan := is_scan;
end if; end if;
end process; end process;