jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- removed MUX for RESET_VECTOR in proc_stage_pc:

Browse Source 
Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/trunk@416 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2009-03-28 18:27:05 +00:00
parent e89e61291a
commit 4dc562bfe5
1 changed files with 6 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/CPUs/MIPS/src/core/mips_pipeline.vhd
+6 -10
View File
@@ -243,16 +243,12 @@ inst_muldiv: muldiv
imem_addr <= pc.curr; imem_addr <= pc.curr;
proc_stage_pc: proc_stage_pc:
process(pc, rst, c0_ctrl_in) process(pc, c0_ctrl_in)
begin begin
if rst = '1' then if pc.is_branch and c0_ctrl_in.exc_pending = '0' then
pc.curr <= RESET_VECTOR after 2 ns; pc.curr <= pc.pc_branch after 2 ns;
else else
if pc.is_branch and c0_ctrl_in.exc_pending = '0' then pc.curr <= pc.nxt after 2 ns;
pc.curr <= pc.pc_branch after 2 ns;
else
pc.curr <= pc.nxt after 2 ns;
end if;
end if; end if;
end process; end process;
@@ -272,8 +268,8 @@ proc_stage_pc_next:
if rising_edge(clk_1) then if rising_edge(clk_1) then
c0_ctrl_out.exc_left <= '0'; c0_ctrl_out.exc_left <= '0';
if rst = '1' then if rst = '1' then
pc.nxt <= pc.curr; pc.nxt <= RESET_VECTOR;
pc.last <= pc.curr; pc.last <= RESET_VECTOR;
branch_ce <= '1'; branch_ce <= '1';
else else
branch_ce <= '0'; branch_ce <= '0';