jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- minor changes

Browse Source 
Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/branches/BRANCH_MIPS_TLB@1018 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2013-08-24 10:30:51 +00:00
parent feb60baa33
commit 41513a9de0
3 changed files with 41 additions and 88 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/CPUs/MIPS/src/tb_mips_top.vhd
+8 -7
View File
@@ -281,11 +281,12 @@ signal_mux:
uut: entity work.mips_top
GENERIC MAP
(
icache_size => 256, -- words
dcache_size => 256, -- words
WITH_TLB => WITH_TLB,
ITLB_PIPE => ITLB_PIPE,
DTLB_PIPE => DTLB_PIPE
icache_size => 256, -- words
dcache_size => 256, -- words
WITH_TLB => WITH_TLB,
TRANSLATE_KSEG0_1 => KSEG_01_TRANSLATED,
ITLB_PIPE => ITLB_PIPE,
DTLB_PIPE => DTLB_PIPE
)
PORT MAP
(
@@ -484,8 +485,8 @@ SRAM_WRITE:
FLASH_READ:
process(rst, flash_cs_n, flash_oe_n, flash_a)
type file_t is file of integer;
file load_flash : file_t open read_mode is "test_tlb_sim.elf.flash.bin";
-- file load_flash : file_t open read_mode is "test_exception_sim.elf.flash.bin";
-- file load_flash : file_t open read_mode is "test_tlb_sim.elf.flash.bin";
file load_flash : file_t open read_mode is "test_exception_sim.elf.flash.bin";
-- file load_flash : file_t open read_mode is "test_timer.elf.flash.bin";
-- file load_flash : file_t open read_mode is "test_dcache_sim.elf.flash.bin";
-- file load_flash : file_t open read_mode is "dhry.flash.bin";