jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- refactored

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1555 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2021-03-28 14:56:00 +00:00
parent a8e4af4484
commit 3b9576c520
14 changed files with 93 additions and 23 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/VGA_ctrl/src/vga_frontend_jb64.vhd
+4 -4
View File
@@ -24,7 +24,7 @@ use IEEE.NUMERIC_STD.ALL;
use work.utils_pkg.all;
use work.vga_types.all;
entity vga_frontend64 is
entity vga_frontend_jb64 is
Generic
(
fifo_depth : integer := 4096;
@@ -76,9 +76,9 @@ entity vga_frontend64 is
vga_hsync : out std_logic;
vga_vsync : out std_logic
);
end vga_frontend64;
end vga_frontend_jb64;
architecture Behavioral of vga_frontend64 is
architecture Behavioral of vga_frontend_jb64 is
-- Color FIFO signals
signal fifo_full : std_logic;
@@ -624,7 +624,7 @@ vga_master:
request_cnt_rst <= '1';
if fifo_almost_empty = '1' and vga_scan_dma_en2 = '1' then
sn <= scan_bus_request;
elsif blit_request = '1' then -- ToDo: richtig prüfen anhand eines states wer dran ist. Nicht auf FIFO state prüfen
elsif blit_request = '1' then -- ToDo: richtig pr\FCfen anhand eines states wer dran ist. Nicht auf FIFO state pr\FCfen
sn <= blit_dst_bus_request;
if blitfifo_dout_vld = '0' or blit_dst_suspend = '1' then
sn <= blit_src_bus_request;