jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- uses now new generic DPRAMs

Browse Source 
Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/trunk@942 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2013-02-09 09:26:12 +00:00
parent bf4ba346c0
commit 280db0f521
3 changed files with 15 additions and 31 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/CPUs/MIPS/src/core/dcache.vhd
+3 -21
View File
@@ -58,26 +58,8 @@ END dcache;
ARCHITECTURE behavior OF dcache IS ARCHITECTURE behavior OF dcache IS
COMPONENT dpram_1w1r
GENERIC
(
addr_width : integer := 3;
data_width : integer := 8
);
PORT (
clka : in STD_LOGIC;
clkb : in STD_LOGIC;
en_a : in STD_LOGIC;
en_b : in STD_LOGIC;
we_a : in STD_LOGIC;
addr_a : in unsigned (addr_width-1 downto 0);
addr_b : in unsigned (addr_width-1 downto 0);
din_a : in unsigned (data_width-1 downto 0);
dout_b : out unsigned (data_width-1 downto 0)
);
END COMPONENT;
COMPONENT dpram_2w2r is COMPONENT dpram_2w2r2c_ra is
GENERIC GENERIC
( (
addr_width : integer := 3; addr_width : integer := 3;
@@ -276,7 +258,7 @@ instant_raw_logic:
end if; end if;
end process; end process;
inst_tag_ram : dpram_2w2r inst_tag_ram : dpram_2w2r2c_ra
GENERIC MAP GENERIC MAP
( (
addr_width => tag_ram_addr_width, addr_width => tag_ram_addr_width,
@@ -302,7 +284,7 @@ gen_data_ram:
for i in 0 to 3 generate for i in 0 to 3 generate
begin begin
inst_data_ram : dpram_2w2r inst_data_ram : dpram_2w2r2c_ra
GENERIC MAP GENERIC MAP
( (
addr_width => lg2(cache_size), addr_width => lg2(cache_size),
lib/CPUs/MIPS/src/core/icache.vhd
+8 -8
View File
@@ -55,15 +55,15 @@ END icache;
ARCHITECTURE behavior OF icache IS ARCHITECTURE behavior OF icache IS
COMPONENT dpram_1w1r COMPONENT dpram_1w1r2c_ra
GENERIC GENERIC
( (
addr_width : integer := 3; addr_width : integer := 3;
data_width : integer := 8 data_width : integer := 8
); );
PORT ( PORT (
clka : in STD_LOGIC; clk_a : in STD_LOGIC;
clkb : in STD_LOGIC; clk_b : in STD_LOGIC;
en_a : in STD_LOGIC; en_a : in STD_LOGIC;
en_b : in STD_LOGIC; en_b : in STD_LOGIC;
we_a : in STD_LOGIC; we_a : in STD_LOGIC;
@@ -74,7 +74,7 @@ COMPONENT dpram_1w1r
); );
END COMPONENT; END COMPONENT;
COMPONENT dpram_2w2r is COMPONENT dpram_2w2r2c_ra is
GENERIC GENERIC
( (
addr_width : integer := 3; addr_width : integer := 3;
@@ -261,7 +261,7 @@ cache_invalidate_request:
end if; end if;
end process; end process;
inst_tag_ram : dpram_2w2r inst_tag_ram : dpram_2w2r2c_ra
GENERIC MAP GENERIC MAP
( (
addr_width => tag_ram_addr_width, addr_width => tag_ram_addr_width,
@@ -283,7 +283,7 @@ inst_tag_ram : dpram_2w2r
dout_b => tag_ram_data_rd dout_b => tag_ram_data_rd
); );
inst_data_ram : dpram_1w1r inst_data_ram : dpram_1w1r2c_ra
GENERIC MAP GENERIC MAP
( (
addr_width => lg2(cache_size), addr_width => lg2(cache_size),
@@ -291,8 +291,8 @@ inst_data_ram : dpram_1w1r
) )
PORT MAP PORT MAP
( (
clka => CLK_I, clk_a => CLK_I,
clkb => CLK_I, clk_b => CLK_I,
en_a => '1', en_a => '1',
en_b => ram_read_en, en_b => ram_read_en,
we_a => data_ram_we, we_a => data_ram_we,
lib/emac/sim/tb_emac_top_jb.fdo
+4 -2
View File
@@ -3,8 +3,10 @@
## ##
vlib work vlib work
vcom -explicit -93 "../../misc/utils_pkg.vhd" vcom -explicit -93 "../../misc/utils_pkg.vhd"
vcom -explicit -93 "../../misc/dpram_1w1r.vhd" vcom -explicit -93 "../../rams/dpram_1w1r2c_ra_sim.vhd"
vcom -explicit -93 "../../misc/dpram_2w2r.vhd" vcom -explicit -93 "../../rams/dpram_2w2r2c_ra_sim.vhd"
vcom -explicit -93 "../../rams/dpram_1w1r2c_ro_sim.vhd"
vcom -explicit -93 "../../rams/dpram_2w2r2c_ro_sim.vhd"
vcom -explicit -93 "../../FIFO/src/fifo_ctrl_pkg.vhd" vcom -explicit -93 "../../FIFO/src/fifo_ctrl_pkg.vhd"
vcom -explicit -93 "../../FIFO/src/fifo_sync_ctrl.vhd" vcom -explicit -93 "../../FIFO/src/fifo_sync_ctrl.vhd"
vcom -explicit -93 "../../FIFO/src/fifo_sync.vhd" vcom -explicit -93 "../../FIFO/src/fifo_sync.vhd"