jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- keep clk0

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1175 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2015-05-23 09:33:27 +00:00
parent 3c0747a0a3
commit 1dc522c559
1 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/SDRAM/ddr_sdr_v1_5/src/ddr_phy_virtex4.vhd
+4
View File
@@ -95,7 +95,11 @@ architecture tech of sdram_phy is
type u_tag_array_t is array (natural range 0 to 4) of user_tag_t; type u_tag_array_t is array (natural range 0 to 4) of user_tag_t;
signal u_tag_pipe : u_tag_array_t; signal u_tag_pipe : u_tag_array_t;
attribute KEEP : string;
attribute KEEP of clk0 : signal is "TRUE";
begin begin
clk0_out <= clk0_s; clk0_out <= clk0_s;
clk0 <= clk0_s after 10 ps; -- fix delta delay clk0 <= clk0_s after 10 ps; -- fix delta delay
rst0_out <= rst0; rst0_out <= rst0;