jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

git-svn-id: http://moon:8086/svn/vhdl/trunk@1045 cc03376c-175c-47c8-b038-4cd826a8556b

Browse Source
This commit is contained in:
jens
2014-07-23 20:06:45 +00:00
parent 57c876c27a
commit 1898185020
1 changed files with 13 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/CPUs/MIPS/syn/ise101/constraints/mips_top.xcf
+13 -13
View File
@@ -1,13 +1,13 @@
# Bus clock nets # Bus clock nets
NET "CLK_I" TNM_NET = "sys_clk"; NET "CLK_I" TNM_NET = "sys_clk";
TIMESPEC "TS_clk" = PERIOD "sys_clk" 9.9 ns HIGH 50 %; TIMESPEC "TS_clk" = PERIOD "sys_clk" 9.9 ns HIGH 50 %;
NET "cpu_clk" TNM_NET = "cpu_clk"; NET "cpu_clk" TNM_NET = "cpu_clk";
TIMESPEC "TS_cpu_clk" = PERIOD "cpu_clk" 9.9 ns HIGH 50 %; TIMESPEC "TS_cpu_clk" = PERIOD "cpu_clk" 9.9 ns HIGH 50 %;
BEGIN MODEL biu BEGIN MODEL biu
INST inst_bin_fifo ram_style = distributed; INST inst_bin_fifo ram_style = distributed;
INST inst_bout_fifo ram_style = distributed; INST inst_bout_fifo ram_style = distributed;
INST inst_write_fifo ram_style = distributed; INST inst_write_fifo ram_style = distributed;
END; END;