- added
void Screen_clr(void); void Screen_line_clr(void); void Screen_csr_set_x(UINT32 coord); void Screen_csr_set_y(UINT32 coord); - changed register defines to UPPER-CASE Committed on the Free edition of March Hare Software CVSNT Server. Upgrade to CVS Suite for more features and support: http://march-hare.com/cvsnt/ git-svn-id: http://moon:8086/svn/vhdl/trunk@638 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
@@ -25,93 +25,95 @@
|
||||
#define IS_ERROR(e) ((e & LSYS_ERR_BASE) == LSYS_ERR_BASE)
|
||||
|
||||
// GPIO
|
||||
#define sys_gpio0 0xA0000000
|
||||
#define sys_gpio1 0xA0000004
|
||||
#define sys_led_port sys_gpio0
|
||||
#define sys_usb_ctrl sys_gpio1
|
||||
#define sys_timer_usec 0xA0000008
|
||||
#define sys_timer_sec 0xA000000C
|
||||
#define SYS_GPIO0 0xA0000000
|
||||
#define SYS_GPIO1 0xA0000004
|
||||
#define SYS_LED_PORT SYS_GPIO0
|
||||
#define SYS_USB_CTRL SYS_GPIO1
|
||||
#define SYS_TIMER_USEC 0xA0000008
|
||||
#define SYS_TIMER_SEC 0xA000000C
|
||||
|
||||
// TIMERs
|
||||
#define sys_itim_ctrl 0xA0000018
|
||||
#define sys_itim_stat 0xA000001C
|
||||
#define sys_itim0_cnt 0xA0000020
|
||||
#define sys_itim1_cnt 0xA0000024
|
||||
#define sys_itim2_cnt 0xA0000028
|
||||
#define sys_itim3_cnt 0xA000002C
|
||||
#define sys_itim0_cmp 0xA0000030
|
||||
#define sys_itim1_cmp 0xA0000034
|
||||
#define sys_itim2_cmp 0xA0000038
|
||||
#define sys_itim3_cmp 0xA000003C
|
||||
#define SYS_ITIM_CTRL 0xA0000018
|
||||
#define SYS_ITIM_STAT 0xA000001C
|
||||
#define SYS_ITIM0_CNT 0xA0000020
|
||||
#define SYS_ITIM1_CNT 0xA0000024
|
||||
#define SYS_ITIM2_CNT 0xA0000028
|
||||
#define SYS_ITIM3_CNT 0xA000002C
|
||||
#define SYS_ITIM0_CMP 0xA0000030
|
||||
#define SYS_ITIM1_CMP 0xA0000034
|
||||
#define SYS_ITIM2_CMP 0xA0000038
|
||||
#define SYS_ITIM3_CMP 0xA000003C
|
||||
|
||||
// UARTs
|
||||
#define sys_uart_bit_tx_halffull 0x00000001
|
||||
#define sys_uart_bit_tx_full 0x00000002
|
||||
#define sys_uart_bit_rx_halffull 0x00000004
|
||||
#define sys_uart_bit_rx_full 0x00000008
|
||||
#define sys_uart_bit_rx_avail 0x00000010
|
||||
#define sys_uart_bit_tx_inten 0x00000020
|
||||
#define sys_uart_bit_rx_inten 0x00000040
|
||||
#define sys_uart_bit_tx_irq 0x00000100
|
||||
#define sys_uart_bit_rx_irq 0x00000200
|
||||
#define sys_uart_data sys_uart0_data
|
||||
#define sys_uart_stat sys_uart0_stat
|
||||
#define sys_uart_baud sys_uart0_baud
|
||||
#define sys_uart0_data 0xA0010000
|
||||
#define sys_uart0_stat 0xA0010004
|
||||
#define sys_uart0_baud 0xA0010008
|
||||
#define sys_uart1_data 0xA0010100
|
||||
#define sys_uart1_stat 0xA0010104
|
||||
#define sys_uart1_baud 0xA0010108
|
||||
#define SYS_UART_BIT_TX_HALFFULL 0x00000001
|
||||
#define SYS_UART_BIT_TX_FULL 0x00000002
|
||||
#define SYS_UART_BIT_RX_HALFFULL 0x00000004
|
||||
#define SYS_UART_BIT_RX_FULL 0x00000008
|
||||
#define SYS_UART_BIT_RX_AVAIL 0x00000010
|
||||
#define SYS_UART_BIT_TX_INTEN 0x00000020
|
||||
#define SYS_UART_BIT_RX_INTEN 0x00000040
|
||||
#define SYS_UART_BIT_TX_IRQ 0x00000100
|
||||
#define SYS_UART_BIT_RX_IRQ 0x00000200
|
||||
#define SYS_UART_DATA SYS_UART0_DATA
|
||||
#define SYS_UART_STAT SYS_UART0_STAT
|
||||
#define SYS_UART_BAUD SYS_UART0_BAUD
|
||||
#define SYS_UART0_DATA 0xA0010000
|
||||
#define SYS_UART0_STAT 0xA0010004
|
||||
#define SYS_UART0_BAUD 0xA0010008
|
||||
#define SYS_UART1_DATA 0xA0010100
|
||||
#define SYS_UART1_STAT 0xA0010104
|
||||
#define SYS_UART1_BAUD 0xA0010108
|
||||
|
||||
// PS2s
|
||||
#define sys_ps2_bit_tx_empty 0x00000001
|
||||
#define sys_ps2_bit_rx_avail 0x00000004
|
||||
#define sys_ps2_bit_tx_inten 0x00000020
|
||||
#define sys_ps2_bit_rx_inten 0x00000040
|
||||
#define sys_ps2_bit_tx_irq 0x00000100
|
||||
#define sys_ps2_bit_rx_irq 0x00000200
|
||||
#define sys_ps2_0_data 0xA0010200
|
||||
#define sys_ps2_0_stat 0xA0010204
|
||||
#define sys_ps2_1_data 0xA0010300
|
||||
#define sys_ps2_1_stat 0xA0010304
|
||||
#define SYS_PS2_BIT_TX_EMPTY 0x00000001
|
||||
#define SYS_PS2_BIT_RX_AVAIL 0x00000004
|
||||
#define SYS_PS2_BIT_TX_INTEN 0x00000020
|
||||
#define SYS_PS2_BIT_RX_INTEN 0x00000040
|
||||
#define SYS_PS2_BIT_TX_IRQ 0x00000100
|
||||
#define SYS_PS2_BIT_RX_IRQ 0x00000200
|
||||
#define SYS_PS2_BIT_RX_ERR_PAR 0x00000800
|
||||
#define SYS_PS2_BIT_RX_ERR_FLAG 0x00008000
|
||||
#define SYS_PS2_0_DATA 0xA0010200
|
||||
#define SYS_PS2_0_STAT 0xA0010204
|
||||
#define SYS_PS2_1_DATA 0xA0010300
|
||||
#define SYS_PS2_1_STAT 0xA0010304
|
||||
|
||||
// USB
|
||||
#define sys_usb_data 0xA0020000
|
||||
#define sys_usb_mbx 0xA0020004
|
||||
#define sys_usb_addr 0xA0020008
|
||||
#define sys_usb_status 0xA002000C
|
||||
#define SYS_USB_DATA 0xA0020000
|
||||
#define SYS_USB_MBX 0xA0020004
|
||||
#define SYS_USB_ADDR 0xA0020008
|
||||
#define SYS_USB_STATUS 0xA002000C
|
||||
|
||||
// VGA
|
||||
#define sys_vga_ctrl 0xA0030000 // R/W
|
||||
#define sys_vga_bit_cgrdy 0x00000001 // RO
|
||||
#define sys_vga_bit_msten 0x00000002 // R/W
|
||||
#define sys_vga_bit_clrscr 0x00000010 // WO
|
||||
#define sys_vga_bit_clrline 0x00000020 // WO
|
||||
#define sys_vga_ascii 0xA0030004 // R/W
|
||||
#define sys_vga_posx 0xA0030008 // R/W
|
||||
#define sys_vga_posy 0xA003000C // R/W
|
||||
#define sys_vga_cgcol 0xA0030010 // R/W
|
||||
#define sys_vga_moffs 0xA0030014 // R/W
|
||||
#define sys_vga_resx 0xA0030018 // RO
|
||||
#define sys_vga_resy 0xA003001C // RO
|
||||
#define sys_vga_fps 0xA0030020 // RO
|
||||
#define SYS_VGA_CTRL 0xA0030000 // R/W
|
||||
#define SYS_VGA_BIT_CGRDY 0x00000001 // RO
|
||||
#define SYS_VGA_BIT_MSTEN 0x00000002 // R/W
|
||||
#define SYS_VGA_BIT_CLRSCR 0x00000010 // WO
|
||||
#define SYS_VGA_BIT_CLRLINE 0x00000020 // WO
|
||||
#define SYS_VGA_ASCII 0xA0030004 // R/W
|
||||
#define SYS_VGA_POSX 0xA0030008 // R/W
|
||||
#define SYS_VGA_POSY 0xA003000C // R/W
|
||||
#define SYS_VGA_CGCOL 0xA0030010 // R/W
|
||||
#define SYS_VGA_MOFFS 0xA0030014 // R/W
|
||||
#define SYS_VGA_RESX 0xA0030018 // RO
|
||||
#define SYS_VGA_RESY 0xA003001C // RO
|
||||
#define SYS_VGA_FPS 0xA0030020 // RO
|
||||
|
||||
// AC'97
|
||||
#define sys_ac97_stat 0xA0040000
|
||||
#define sys_ac97_ctrl 0xA0040000
|
||||
#define sys_ac97_acstat 0xA0040400
|
||||
#define sys_ac97_acctrl 0xA0040600
|
||||
#define sys_ac97_pcm 0xA0040800
|
||||
#define sys_ac97_wavin sys_ac97_pcm
|
||||
#define sys_ac97_wavout sys_ac97_pcm
|
||||
#define SYS_AC97_STAT 0xA0040000
|
||||
#define SYS_AC97_CTRL 0xA0040000
|
||||
#define SYS_AC97_ACSTAT 0xA0040400
|
||||
#define SYS_AC97_ACCTRL 0xA0040600
|
||||
#define SYS_AC97_PCM 0xA0040800
|
||||
#define SYS_AC97_WAVIN SYS_AC97_PCM
|
||||
#define SYS_AC97_WAVOUT SYS_AC97_PCM
|
||||
|
||||
// Flash
|
||||
#define sys_flash_io 0xA4000000
|
||||
#define sys_flash_mem 0x00000000
|
||||
#define SYS_FLASH_IO 0xA4000000
|
||||
#define SYS_FLASH_MEM 0x00000000
|
||||
|
||||
// Sync. SRAM
|
||||
#define sys_ssram_io 0xA8000000
|
||||
#define SYS_SSRAM_IO 0xA8000000
|
||||
|
||||
UINT32 CP0_SR_read(void);
|
||||
void CP0_SR_write(UINT32 val);
|
||||
@@ -131,13 +133,13 @@ void DCACHE_invalidate_at(UINT32* pPtr);
|
||||
((UINT32)((float)CPU_FREQ_HZ/(16*b) + 0.5f) - 1);
|
||||
|
||||
#define UART0_setbaud(b) \
|
||||
*((UINT32*)sys_uart0_baud) = CALC_BAUD(b);
|
||||
*((UINT32*)SYS_UART0_BAUD) = CALC_BAUD(b);
|
||||
|
||||
#define UART1_setbaud(b) \
|
||||
*((UINT32*)sys_uart1_baud) = CALC_BAUD(b);
|
||||
*((UINT32*)SYS_UART1_BAUD) = CALC_BAUD(b);
|
||||
|
||||
#define UART2_setbaud(b) \
|
||||
*((UINT32*)sys_uart2_baud) = CALC_BAUD(b);
|
||||
*((UINT32*)SYS_UART2_BAUD) = CALC_BAUD(b);
|
||||
|
||||
char readchar(UINT32 port);
|
||||
void writechar(UINT32 port, char c);
|
||||
@@ -153,7 +155,12 @@ char _getchar(void);
|
||||
void PrintBuffer8(UINT8 *pBuf, int nbpr, int len);
|
||||
void memdump(UINT8 *pBuf, int print_offset_only, int num_bytes_per_row, int len);
|
||||
|
||||
void clr_screen(void);
|
||||
void Screen_clr(void);
|
||||
void Screen_line_clr(void);
|
||||
void Screen_csr_set_x(UINT32 coord);
|
||||
void Screen_csr_set_y(UINT32 coord);
|
||||
|
||||
|
||||
|
||||
#endif // LIBSYS_H
|
||||
|
||||
|
||||
Reference in New Issue
Block a user