##########################################
Date (DD/MM/YYYY)   - 07.09.2010

Model name          - S25FL064K

Vendor              - SPANSION (www.spansion.com)

Publication ID      - Document No. P/N: S25FL064K_00 Rev. 0.01, June 29. 2010,
                      Spansion Inc.

VITAL model author -  Ranko Prokopovic
                      r-prokopovic@hdl-dh.com
##########################################
##########################################
INITIAL RELEASE

# Release Label             => vital-amd-serial-s25fl-REL-s25fl064k-2010-09-07-1.tar.gz
# Release Date (DD/MM/YYYY) => 07/09/2010
# Release Version           => 1.0

##########################################
VITAL model author -  Ranko Prokopovic
                      r-prokopovic@hdl-dh.com
##########################################
# Release Label             => vital-amd-serial-s25fl-REL-s25fl064k-2010-09-08-2.tar.gz
# Release Date (DD/MM/YYYY) => 08/09/2010
# Release Version           => 1.1

# Corrections:
# Documentation added.
# Write Enable for Volatile Status register Instruction implemented.
# Test for Write Enable for Volatile Status register instruction.

# Files modified
-s25fl064.v
-testbench_s25fl064k_verilog.vhd
-spansion_tc_pkg.vhd
##########################################
VITAL model author -  Ranko Prokopovic
                      r-prokopovic@hdl-dh.com
##########################################
# Release Label             => vital-amd-serial-s25fl-REL-s25fl064k-2010-09-15-1.tar.gz
# Release Date (DD/MM/YYYY) => 15/09/2010
# Release Version           => 1.2

# Corrections:
# VHDL model added
# Read ID instruciton (ABh) also can be issued when device is not in deep power down mode
# bus_cycle section for WRR command is changed
# path delay conditions modified

# Files modified
-s25fl064.v
-testbench_s25fl064k_verilog.vhd
-spansion_tc_pkg.vhd
-s25fl064k.ftmv
-s25fl064k_verilog.sdf
##########################################
VITAL model author -  Ranko Prokopovic
                      r-prokopovic@hdl-dh.com
##########################################
# Release Label             => vital-amd-serial-s25fl-REL-s25fl064k-2010-09-17-1.tar.gz
# Release Date (DD/MM/YYYY) => 17/09/2010
# Release Version           => 1.3

# Corrections:
# Line "define SPEEDSIM" in Verilog model was left commented, and testbench had parameter
# 'LongTimming' set on FALSE
# some unnecessary lines were removed

# Files modified
-s25fl064.v
-testbench_s25fl064k_verilog.vhd
-s25fl064k.vhd
-testbench_s25fl064k_vhdl.vhd
##########################################
VITAL model author -  Snezana Petrovic
                      s-petrovic@hdl-dh.com
##########################################
# Release Label             => vital-amd-serial-s25fl-REL-s25fl064k-2012-06-15-1.tar.gz
# Release Date (DD/MM/YYYY) => 15/06/2012
# Release Version           => 1.4

# Corrections:
# Corrected functionality for sector and block erase and page program operation

# Files modified
-s25fl064k.vhd
##########################################